Low-power and robust SRAM design
This thesis pertains to the design of low power and robust SRAMs without significant area overhead and speed penalty. Novel designs are presented to reduce the power dissipation by using dynamic voltage scaling as well as reducing the power dissipation on large capacitive metal lines, for example bi...
Saved in:
Main Author: | Chen, Junchao. |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/51690 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of low-voltage low-power nano-scale SRAMs
by: Do, Anh Tuan
Published: (2011) -
Sub-threshold SRAM cell design for ultra low-power applications
by: Lei, Gang.
Published: (2011) -
Low power design for SRAM
by: Chen, Jiahuan
Published: (2019) -
Design of lightweight buffer-free sram and robust ring oscillator based physical unclonable functions
by: Liu, Chaoqun
Published: (2018) -
Low-power techniques for CMOS SRAM design
by: Wang, Hai Bo
Published: (2009)