Low-power and robust SRAM design
This thesis pertains to the design of low power and robust SRAMs without significant area overhead and speed penalty. Novel designs are presented to reduce the power dissipation by using dynamic voltage scaling as well as reducing the power dissipation on large capacitive metal lines, for example bi...
Saved in:
主要作者: | Chen, Junchao. |
---|---|
其他作者: | Gwee Bah Hwee |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2013
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/51690 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of low-voltage low-power nano-scale SRAMs
由: Do, Anh Tuan
出版: (2011) -
Sub-threshold SRAM cell design for ultra low-power applications
由: Lei, Gang.
出版: (2011) -
Low power design for SRAM
由: Chen, Jiahuan
出版: (2019) -
Design of lightweight buffer-free sram and robust ring oscillator based physical unclonable functions
由: Liu, Chaoqun
出版: (2018) -
Low-power techniques for CMOS SRAM design
由: Wang, Hai Bo
出版: (2009)