VLSI circuit attributes optimization using genetic algorithm
Abstract This report presents the formulation and testing of a suitable Genetic Algorithm to optimize VLSI circuit attributes; Speed (Delay), Power Dissipation and Area. Major focus is on the optimization of Speed and Power dissipation. The vital contributions of the Project are: 1) Understand...
Saved in:
Main Author: | Deshpande, Varun |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/54516 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Development of an image recognition algorithm for VLSI circuits
by: Lee, Shu Min.
Published: (2013) -
Development of an image recognition algorithm for VLSI circuits
by: Dong, Liang
Published: (2012) -
Analog circuits for VLSI neural networks
by: Lee, See Taur.
Published: (2009) -
Design of circuit extractor for VLSI IC design
by: Soe May Thu Lwin.
Published: (2011) -
Study on the layout of some commercial VLSI circuits
by: Liu, Po Ching., et al.
Published: (2008)