Efficient polynomial evaluation algorithm and implementation on FPGA
In this thesis, an optimized polynomial evaluation algorithm is presented. Compared to Horner's Rule which has the least number of computation steps but longest latency, or parallel evaluation methods like Estrin's method which are fast but with large hardware overhead, the proposed algori...
Saved in:
Main Author: | Xu, Simin |
---|---|
Other Authors: | Ian Vince McLoughlin |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/54869 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
High performance multiply-accumulate unit for residue number system DSP core
by: Pretthy, A. P.
Published: (2008) -
Hardware efficient algorithms and architectures for burst communications in cognitive radios
by: Syed Naveen Altaf Ahmed
Published: (2018) -
Intelligent high level synthesis for customization on reconfigurable platforms
by: Sharad Sinha
Published: (2014) -
Wire level encapsulation framework for increasing FPGA design productivity
by: Oliver, Timothy Francis
Published: (2009) -
SRAM-based NATURE: A dynamically reconfigurable FPGA based on 10T low-power SRAMs
by: Jha, Niraj K., et al.
Published: (2013)