Design and implementation of a novel gate-level to behavior-level netlist conversion tool
94 p.
Saved in:
Main Author: | Ren, Ye |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Theses and Dissertations |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/58082 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Similar Items
-
Extracting functional modules from flattened gate-level netlist
by: Shi, Yiqiong, et al.
Published: (2013) -
Bliss: Gate-level netlist to mixed-signal spice simulation environment synthesis tool
by: Mallari, Noriel Cano
Published: (2012) -
Circuit analysis for camouflage netlists
by: Liu, YuCong
Published: (2021) -
Translation of HDL circuit description to circuit netlist
by: Ma, Su Yamin
Published: (2008) -
Transistor/gate level reliability modeling
by: Liu, Xu
Published: (2019)