Ultra low quiescent current slew rate enhanced OCL-LDO
A high slew-rate amplifier is proposed in the Ultra-Low Quiescent Current Slew-Rate Enhanced OCL-LDO regulator design with improved transient response, using push-pull output to enhance driving capability that only requires ultra-low quiescent current (IQ ~1μA ). Using the tail-current in convention...
Saved in:
Main Author: | Chua, Jocelyn Shin Hun |
---|---|
Other Authors: | Siek Liter |
Format: | Final Year Project |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/60414 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A low-quiescent and low dropout regulator in 40nm CMOS
by: Pu, Kai Lin
Published: (2019) -
Low power low-dropout (LDO) regulator for wireless sensor node (WSN)
by: Puspitasari, Astra
Published: (2015) -
A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
by: He, Junsen
Published: (2020) -
Design of capacitorless LDO with compensation circuits
by: Xiong, Yuanting.
Published: (2009) -
A LDO regulator with weighted current feedback technique for 0.47nF-10nF capacitive load
by: Tan, Xiao Liang, et al.
Published: (2014)