Intelligent high level synthesis for customization on reconfigurable platforms
High level synthesis (HLS) using C/C++ has increasingly become a critical step in the realization of complex digital systems. One of the major research focus areas in this space has been to realize efficient synthesis of complex systems without violating stringent time-to-market constraints. Most of...
Saved in:
Main Author: | Sharad Sinha |
---|---|
Other Authors: | Thambipillai Srikanthan |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/61691 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
Similar Items
-
Hardware-assisted malware detection for embedded systems
by: Chua, Penelope Hui Eng
Published: (2022) -
High performance multiply-accumulate unit for residue number system DSP core
by: Pretthy, A. P.
Published: (2008) -
Efficient polynomial evaluation algorithm and implementation on FPGA
by: Xu, Simin
Published: (2013) -
Implementing machine learning algorithms on FPGA for edge computing
by: Chen, Zhuoran
Published: (2021) -
Design automation for partially reconfigurable adaptive systems
by: Kizheppatt, Vipin
Published: (2015)