Low power low-dropout (LDO) regulator for wireless sensor node (WSN)
The purpose of this report is to highlight the results of the project which is to create a Low Power Low Dropout (LDO) regulator for Wireless Sensor Node In this project, a low power LDO has to be designed using 0.18µm CMOS technology. The input supply voltage will be 1.2V and the output has to be r...
Saved in:
主要作者: | Puspitasari, Astra |
---|---|
其他作者: | Siek Liter |
格式: | Final Year Project |
語言: | English |
出版: |
2015
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/64403 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of a low dropout voltage regulator (ldo) for wireless sensor nodes
由: Lee, Hong Ze
出版: (2017) -
Design methodologies and digital circuit implementation for 3DIC wireless sensor node (WSN) system
由: Lan, Jingjing
出版: (2012) -
Low power low-dropout voltage regulator for neuro-device IC chips
由: Tay, Lip Kee.
出版: (2012) -
Resistor-less low dropout voltage regulator
由: Lee, Han Jian
出版: (2018) -
A design of an all-MOS-transistor low-power low-voltage LDO with an embedded voltage reference
由: He, Junsen
出版: (2020)