Design and simulation of CMOS-based imprecise full adders
The backbones of the multimedia applications are the Digital Signal Processing (DSP) blocks. And among the multimedia, videos and images most of them are occupied with the using of these DSP blocks. The version and auditory sense of human beings are not as sensitive as machines, and this li...
Saved in:
Main Author: | Wu, Chenxi |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/64964 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Ultra-low-voltage adder circuit design for smart sensor nodes in electrical vehicle applications
by: Zhou, Wei
Published: (2015) -
Design of low-power high speed error-tolerant adder and its application in digital signal processing
by: Zhang, Weijia
Published: (2009) -
Low power 32-bit full adders in 65nm CMOS technology
by: Kumar, Praveen.
Published: (2014) -
16-bit full adder design based on cadence full-custom IC design flow
by: Yan, Aung Win
Published: (2012) -
Design of ultra low power 1-bit full adder cell for logic devices
by: Kumar, Abhishek
Published: (2019)