Improving the productivity of high-level synthesis by advancing reuseability and verifiability
As the complexity of applications continues to grow to meet user demands, the complexity of hardware platforms continues to grow correspondingly. Thus, the hardware design flow is a critical methodology to handle continued growth in design complexity. Whether targeting application-specific integr...
Saved in:
Main Author: | Yang, Liwei |
---|---|
Other Authors: | Douglas Leslie Maskell |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/69552 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Verifying linearizability via optimized refinement checking
by: Dong, Jin Song, et al.
Published: (2013) -
Using mouse strokes to verify user identity
by: Cheong, Lichang.
Published: (2011) -
Using mouse strokes to verify user identity
by: Toh, Jing Sheng.
Published: (2013) -
Verifying data integrity of influenza genome database
by: Ong, Tse Yin
Published: (2018) -
IP-enabled C/C++ based high level synthesis : a step towards better designer productivity and design performance
by: Sinha, Sharad, et al.
Published: (2014)