Exploring network on chip strategies on FPGA
A configurable cycle-level Network-on-Chip (NoC) simulator is built in software framework. The software framework provides many NoC characteristic component that can be implemented in the NoC simulator. The software framework is written entirely in C++ programming language. Given the characteristics...
Saved in:
Main Author: | Tan, Kai Xiong |
---|---|
Other Authors: | Arvind Easwaran |
Format: | Final Year Project |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/70448 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
An FPGA-Based Co-Processor for Spiking Neural Networks with On-Chip STDP-Based Learning
by: Nguyen, Thao NN, et al.
Published: (2023) -
A torus-based hierarchical optical-electronic network-on-chip for multiprocessor system-on-chip
by: Ye, Yaoyao, et al.
Published: (2013) -
Implementing computer vision on FPGA
by: Liu, Yosua
Published: (2019) -
FPGA-based video processing
by: Phyo, Wai Zin
Published: (2014) -
3-D mesh-based optical network-on-chip for multiprocessor system-on-chip
by: Ye, Yaoyao, et al.
Published: (2013)