Design, verification and implementation of IEEE 1149.7 test access port
Standard access methods for Design for Testsbility (DfT) rely on the IEEE 1149.1 (JTAG) Test Access Port (TAP) controllers and associated collaterals. While the IEEE 1149.1 standard is a proven industry approach and has served the needs of DfT well, modern system on a chip (SoC) designs bring with i...
Saved in:
主要作者: | Ganesh Janani |
---|---|
其他作者: | Gwee Bah Hwee |
格式: | Theses and Dissertations |
語言: | English |
出版: |
2018
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/73131 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
Design and implementation of formal verification tool for combinational circuits using automatic test pattern generation
由: Tan, Sue Yee.
出版: (2010) -
Design and implementation of formal verification methodology using Boolean satisfiability
由: Phone, Thet Khaing.
出版: (2011) -
IEEE access special section editorial : green communications and networking for 5G
由: Han, Guangjie, et al.
出版: (2019) -
Modelling of IEEE 802.11 wireless LAN and medium access control layer performance analysis
由: Lu, Wei Wen.
出版: (2008) -
Development of IEEE 802.11a wireless LAN test-bed
由: Law, Choi Look, et al.
出版: (2008)