Design, verification and implementation of IEEE 1149.7 test access port
Standard access methods for Design for Testsbility (DfT) rely on the IEEE 1149.1 (JTAG) Test Access Port (TAP) controllers and associated collaterals. While the IEEE 1149.1 standard is a proven industry approach and has served the needs of DfT well, modern system on a chip (SoC) designs bring with i...
Saved in:
Main Author: | Ganesh Janani |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/73131 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design and implementation of formal verification tool for combinational circuits using automatic test pattern generation
by: Tan, Sue Yee.
Published: (2010) -
Design and implementation of formal verification methodology using Boolean satisfiability
by: Phone, Thet Khaing.
Published: (2011) -
IEEE access special section editorial : green communications and networking for 5G
by: Han, Guangjie, et al.
Published: (2019) -
Modelling of IEEE 802.11 wireless LAN and medium access control layer performance analysis
by: Lu, Wei Wen.
Published: (2008) -
Development of IEEE 802.11a wireless LAN test-bed
by: Law, Choi Look, et al.
Published: (2008)