Accelerating design space exploration of two-level exclusive cache hierarchy
Embedded systems are getting popular in today’s world. They are usually small and thus have a limited energy storage. Being able to reduce energy consumption will mean an increase in the lifetime of the device. The bulk of energy consumption in an embedded system is typically by the CPU and one good...
Saved in:
Main Author: | Leong, Leonard Jia Wen |
---|---|
Other Authors: | Arvind Easwaran |
Format: | Final Year Project |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/73854 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
DESIGN SPACE EXPLORATION TECHNIQUES FOR FPGA-BASED ACCELERATORS
by: ZHONG GUANWEN
Published: (2017) -
Customizable instruction cache hierarchy for embedded systems
by: Kugan Vivekanandarajah
Published: (2011) -
Design space exploration of caches using compressed traces
by: Li, X., et al.
Published: (2013) -
Profile driven schemes for energy-sensitive cache hierarchy
by: Santanu Kumar Dash
Published: (2009) -
Static analysis for Fast and accurate design space exploration of caches
by: Liang, Y., et al.
Published: (2013)