Design of a 5-ary 1-cube torus network-on-chip
A one-dimensional torus network-on-chip with five switching nodes, which can also be named as 5-ary 1-cube torus, has been designed. The routers in the network can tackle input flow control digits (flits) from three different directions at the same time. In the case of dealing with short messages,...
Saved in:
Main Author: | Xing, Cong |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76072 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design, modeling and characterization of on-chip transformer for silicon RFIC
by: Lim, Chee Chong
Published: (2010) -
Characterization and modeling of on-chip interconnects for silicon RFIC design
by: Ong, Beng Hwee
Published: (2008) -
Design of high performance low-dropout regulators for on-chip applications
by: Chong, Sau Siong
Published: (2014) -
Design of a fast response CMOS low dropout regulator for system-on-chip applications
by: Wang, Haoran
Published: (2021) -
Automatic test chip set
by: Chin, Edward Hsi Ling.
Published: (2008)