A high speed 16-bit CMOS multiplier IC design

In this project, various multiplication algorithms are investigated and used to implement 16-bit CMOS multiplier design. And some common adders are also studied and developed using Verilog HDL language. By using different combination of algorithm and adder, we will study the performance of each 1...

Full description

Saved in:
Bibliographic Details
Main Author: Chen, Yin
Other Authors: Gwee Bah Hwee
Format: Final Year Project
Language:English
Published: 2018
Subjects:
Online Access:http://hdl.handle.net/10356/76261
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
Description
Summary:In this project, various multiplication algorithms are investigated and used to implement 16-bit CMOS multiplier design. And some common adders are also studied and developed using Verilog HDL language. By using different combination of algorithm and adder, we will study the performance of each 16- bit multiplier design. Vedic algorithm, Wallace tree algorithm and booth algorithm are proposed in the project to implement 16-bit multiplication. Functional model of all the 16-bit multiplier design were developed using Verilog HDL language. The simulation using Verilog Complier was shown to have successful multiplication function. And schematic was synthesized on Design Vision in AMS 0.36um technology.