A high speed 16-bit CMOS multiplier IC design
In this project, various multiplication algorithms are investigated and used to implement 16-bit CMOS multiplier design. And some common adders are also studied and developed using Verilog HDL language. By using different combination of algorithm and adder, we will study the performance of each 1...
Saved in:
Main Author: | Chen, Yin |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76261 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
16 bits high speed CMOS multiplier IC design
by: Wut Yee Win Thoung
Published: (2021) -
16-bit high speed CMOS multiplier IC design
by: He, Pengfei
Published: (2021) -
A high speed 16-bit CMOS multiplier IC design
by: Wen, Zihao
Published: (2022) -
16-bit low power CMOS multiplier IC design
by: Hu, Hang
Published: (2020) -
16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022)