Design of 128-Bit asynchronous-logic AES processor
Cryptography is the practice of transmitting information securely, with the 4 objectives of information confidentiality, data integrity, non-repudiation and authentication. Modern encryption methods use mathematical algorithms to convert the plaintext into ciphertext, which can only be decrypted suc...
Saved in:
Main Author: | Chua, Elton Yi Wei |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/77615 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Universal asynchronous receiver/transmitter (UART) design for acoustic signal processor (ASP) based on globally asynchronous locally synchronous (GALS) logic
by: Lim, Melvin Yuan Jie.
Published: (2009) -
Analysis of improved side-channel attack on AES-128 with masking
by: Tee, Yee Yang
Published: (2020) -
Hazard simulation of asynchronous logic circuits
by: Gong, Jie.
Published: (2008) -
Design and implement a reverse key algorithm for the AES 128 bit cryptography
by: Cheng, Vjin
Published: (2015) -
Differential logic circuits for self-timed asynchronous systems
by: Devta Noor Angkasa
Published: (2008)