Design of asynchronous quasi-delay-insensitive library cells and circuits for asynchronous microprocessors
This report presents the Design of Asynchronous Quasi-Delay-Insensitive Library Cells and Circuits for Asynchronous Microprocessors. Asynchronous are self-timed circuits that employ hand-shaking protocol. Quasi-Delay-Insensitive Library cells are circuits that do not assume any time delay to work pr...
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Final Year Project |
語言: | English |
出版: |
2009
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/17314 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |