Design of asynchronous quasi-delay-insensitive library cells and circuits for asynchronous microprocessors
This report presents the Design of Asynchronous Quasi-Delay-Insensitive Library Cells and Circuits for Asynchronous Microprocessors. Asynchronous are self-timed circuits that employ hand-shaking protocol. Quasi-Delay-Insensitive Library cells are circuits that do not assume any time delay to work pr...
Saved in:
Main Author: | Chin, Qi Lin. |
---|---|
Other Authors: | Gwee Bah Hwee |
Format: | Final Year Project |
Language: | English |
Published: |
2009
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/17314 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of ultra-low power asynchronous-logic quasi-delay-insensitive circuit templates
by: Chng, Clive Kuan Nee.
Published: (2011) -
Design methodologies for robust and low-overhead asynchronous quasi-delay-insensitive digital systems
by: Zhou, Rong
Published: (2015) -
Ultra low power asynchronous-logic quasi-delay-insensitive circuit design
by: Ho, Weng Geng
Published: (2016) -
Hazard simulation of asynchronous logic circuits
by: Gong, Jie.
Published: (2008) -
Design and implementation of asynchronous low power sub-threshold memory circuit
by: Khor, Boon Pin.
Published: (2009)