Design of asynchronous quasi-delay-insensitive library cells and circuits for asynchronous microprocessors

Design of asynchronous quasi-delay-insensitive library cells and circuits for asynchronous microprocessors

This report presents the Design of Asynchronous Quasi-Delay-Insensitive Library Cells and Circuits for Asynchronous Microprocessors. Asynchronous are self-timed circuits that employ hand-shaking protocol. Quasi-Delay-Insensitive Library cells are circuits that do not assume any time delay to work pr...

Saved in:

書目詳細資料
主要作者:	Chin, Qi Lin.
其他作者:	Gwee Bah Hwee
格式:	Final Year Project
語言:	English
出版:	2009
主題:	DRNTU::Engineering::Electrical and electronic engineering::Integrated circuits
在線閱讀:	http://hdl.handle.net/10356/17314
標簽:	添加標簽沒有標簽, 成為第一個標記此記錄!

相似書籍

Design of ultra-low power asynchronous-logic quasi-delay-insensitive circuit templates
由: Chng, Clive Kuan Nee.
出版: (2011)

Design methodologies for robust and low-overhead asynchronous quasi-delay-insensitive digital systems
由: Zhou, Rong
出版: (2015)

Ultra low power asynchronous-logic quasi-delay-insensitive circuit design
由: Ho, Weng Geng
出版: (2016)

Hazard simulation of asynchronous logic circuits
由: Gong, Jie.
出版: (2008)

Design and implementation of asynchronous low power sub-threshold memory circuit
由: Khor, Boon Pin.
出版: (2009)

Differential logic circuits for self-timed asynchronous systems
由: Devta Noor Angkasa
出版: (2008)

A comparative study on asynchronous Quasi-Delay-Insensitive templates
由: Chang, Kok-Leong, et al.
出版: (2013)

Design of asynchronous microprocessor
由: Rajeindram, Brinthakumari
出版: (2014)

Asynchronous circuit compiler design
由: Tan, Lik Sin.
出版: (2010)

Design of a handshake asynchronous IC design tool
由: Ho, Weng Geng.
出版: (2009)

Synthesis and testing of asynchronous circuits - micropipeline
由: Khaing, Kathy.
出版: (2008)

Universal asynchronous receiver/transmitter (UART) design for acoustic signal processor (ASP) based on globally asynchronous locally synchronous (GALS) logic
由: Lim, Melvin Yuan Jie.
出版: (2009)

Asynchronous quasi delay insensitive majority voters corresponding to quintuple modular redundancy for mission/safety-critical applications
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Ultra low-power asynchronous-logic design for high variation-space and wide operation-space applications
由: Lin, Tong
出版: (2014)

Low Normalized Energy Derivation Asynchronous Circuit Synthesis Flow through Fork-Join Slack Matching for Cryptographic Applications
由: Liu, Nan, et al.
出版: (2017)

Quasi-delay-insensitive implementation of approximate addition
由: Balasubramanian, Padmanabhan, et al.
出版: (2021)

A monotonic asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Early output quasi-delay-insensitive array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2019)

Asynchronous-logic 8051 microcontroller and circuits : dynamic voltage control
由: Chang, Kok Leong.
出版: (2011)

Indicating asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Design of 128-Bit asynchronous-logic AES processor
由: Chua, Elton Yi Wei
出版: (2019)

Subthreshold quasi-delay-insensitive circuit designs
由: CHANG XIAOFEI
出版: (2011)

Design of asynchronous dynamic pipelined floating point arithmetic circuits
由: Benjawan Trabenpreuk
出版: (2006)

Design of asynchronous dynamic pipelined floating point arithmetic circuits
由: Benjawan Trabenpreuk
出版: (2004)

High-speed and energy-efficient asynchronous carry look-ahead adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

A monotonic early output asynchronous full adder
由: Balasubramanian, Padmanabhan, et al.
出版: (2023)

Design and implementation of a low voltage micropower 16-bit asynchronous datapath for a low power asynchronous microprocessor
由: Chang, Khia Ho.
出版: (2008)

Speed, power and area optimized monotonic asynchronous array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2024)

Design of a low-power asynchronous multiplier
由: Lim, Khoon Aun.
出版: (2008)

Speed and energy optimized quasi-delay-insensitive block carry lookahead adder
由: Mastorakis, N. E., et al.
出版: (2019)

Design and synthesis of a microprocessor core using VHDL
由: Wong, Chee Heng.
出版: (2008)

Asynchronous library cell development for hardware security
由: Yan, Meng
出版: (2021)

Speed, energy and area optimized early output quasi-delay-insensitive array multipliers
由: Balasubramanian, Padmanabhan, et al.
出版: (2020)

Asynchronous pipelined macrocell design for high speed digital applications
由: Sin, Tze Yee.
出版: (2008)

8-bit asynchronous dynamic reference analog-to-digital converter design
由: Adhika, Joseph Taruna
出版: (2020)

Asynchronous logic quasi delay insensitive (QDI) static/dynamic/pass logic transistor-level implementation half/full buffer realization approaches for robust VLSI system
由: Tsui, Yun Kan
出版: (2014)

A Low Overhead Quasi-Delay-Insensitive (QDI) Asynchronous Data Path Synthesis Based on Microcell-Interleaving Genetic Algorithm (MIGA)
由: Zhou, Rong, et al.
出版: (2015)

Average BER performance for asynchronous multicarrier CDMA
由: Guruprasad Pandit T S.
出版: (2010)

Asynchronous QDI library cell layout development and characterization
由: Hutapea, Samuel Frederick
出版: (2017)

Asynchronous QDI library cell layout development and characterization
由: Choy, Joel Guo Wen
出版: (2015)