Communication Optimization of Iterative Sparse Matrix-Vector Multiply on GPUs and FPGAs
Trading communication with redundant computation can increase the silicon efficiency of FPGAs and GPUs in accelerating communication-bound sparse iterative solvers. While k iterations of the iterative solver can be unrolled to provide O(k) reduction in communication cost, the extent of this unrollin...
Saved in:
Main Authors: | Rafique, Abid, Constantinides, George A., Kapre, Nachiket |
---|---|
其他作者: | School of Computer Engineering |
格式: | Article |
語言: | English |
出版: |
2015
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/81168 http://hdl.handle.net/10220/39128 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
Application composition and communication optimization in iterative solvers using FPGAs
由: Rafique, Abid, et al.
出版: (2013) -
Power-efficient mapping of large applications on modern heterogeneous FPGAs
由: Herath, Kalindu, et al.
出版: (2021) -
Development of core library modules for virtex-5 FPGA board
由: Arrieta, Alexia Mari P., et al.
出版: (2017) -
Query processing on OpenCL-based FPGAs : challenges and opportunities
由: Paul, Johns, et al.
出版: (2020) -
An FPGA-based 8-bit 8051 compatible microcontroller
由: Chua, James Earl C., et al.
出版: (2014)