On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse
This brief describes the neuromorphic very large scale integration implementation of a synapse utilizing a single floating-gate (FG) transistor that can be used to store a weight in a nonvolatile manner and demonstrate biological learning rules such as spike-timing-dependent plasticity (STDP). The e...
Saved in:
Main Authors: | Gopalakrishnan, Roshan, Basu, Arindam |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/81587 http://hdl.handle.net/10220/39555 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Triplet spike time dependent plasticity in a floating-gate synapse
by: Gopalakrishnan, Roshan, et al.
Published: (2016) -
A Low-voltage, Low power STDP Synapse implementation using Domain-Wall Magnets for Spiking Neural Networks
by: Narasimman, Govind, et al.
Published: (2016) -
Robust doublet STDP in a floating-gate synapse
by: Gopalakrishnan, Roshan, et al.
Published: (2015) -
Artificial Synapses Based on Multiterminal Memtransistors for Neuromorphic Application
by: Wang, Lin, et al.
Published: (2020) -
HFNet : a CNN architecture co-designed for neuromorphic hardware with a crossbar array of synapses
by: Gopalakrishnan, Roshan, et al.
Published: (2021)