Meta-stability immunity technique for high speed SAR ADCs
An 8-bit 4 GS/s 8-channel time-interleaved successive approximation register (SAR) analogue-to-digital converter (ADC) is presented. To enhance the ENOB (effective number of bits), a meta-stability immunity technique is proposed, which utilises pre-installation to eliminate uncertain decision. The t...
Saved in:
Main Authors: | Qiu, Lei, Tang, Kai, Zheng, Yuanjin, Siek, Liter |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/87752 http://hdl.handle.net/10220/45528 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A digital time skew calibration technique for time-interleaved ADCs
by: Qiu, Lei, et al.
Published: (2016) -
Improved synthesis of transmit digital and receive analogue filters for high-speed data transmission systems
by: Yeo, S.H., et al.
Published: (2014) -
Improved synthesis of transmit digital and receive analogue filters for high-speed data transmission systems
by: Yeo, S.H., et al.
Published: (2014) -
A high-speed 2-bit/cycle SAR ADC with time-domain quantization
by: Qiu, Lei, et al.
Published: (2020) -
Source follower-based high-speed switched capacitor amplifier for pipelined ADCs
by: Siek, Liter, et al.
Published: (2015)