A study of on-chip stacked multi-loop spiral inductors
This paper proposes a new differential topology that features a stacked multiloop inductor. Comparative studies of stacked one- to four-loop spiral inductors with and without patterned ground shields (PGSs) for silicon-based radio-frequency integrated circuits (RFICs) were conducted, a...
Saved in:
Main Authors: | Zhang, Yue Ping, Yang, Kai, Yin, Wen Yan, Shi, Jinglin, Kang, Kai, Mao, Jun Fa |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/92314 http://hdl.handle.net/10220/6264 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Modelling on-chip circular double-spiral stacked inductors for RFICs
by: Yin, W.Y., et al.
Published: (2014) -
Performance trends of on-chip spiral inductors for RFICs
by: Pan, S.J., et al.
Published: (2014) -
Experimental characterization of on-chip single and double-coupling spiral inductors
by: Kang, K., et al.
Published: (2014) -
Model Description and Parameter Extraction of On-Chip Spiral Inductors for MMICs
by: Yin, W.Y., et al.
Published: (2014) -
Temperature effects on the performance of on-chip spiral inductors used in RF(MM)ICs
by: Shi, J., et al.
Published: (2014)