High-throughput memory-based architecture for DHT using a new convolutional formulation
A new formulation is presented for the computation of an -point discrete Hartley transform (DHT) from two pairs of [(N/2-1)/2]-point cyclic convolutions, and further used to obtain modular structures consisting of simple and regular memory-based systolic arrays for concurrent pipelined realization o...
Saved in:
Main Authors: | Swamy, M. N. S., Meher, Pramod Kumar, Patra, Jagdish Chandra |
---|---|
Other Authors: | School of Computer Engineering |
Format: | Article |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/94342 http://hdl.handle.net/10220/7103 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Scalable and modular memory-based systolic architectures for discrete Hartley transform
by: Meher, Pramod Kumar, et al.
Published: (2011) -
Fuzzy associative memory architecture
by: Ting, Chan Wai
Published: (2011) -
Robust scheduling for heterogeneous architectures
by: Wong, Yi Wen.
Published: (2010) -
Parallel architectures and algorithms for motion analysis
by: Gunawan, Teddy Surya.
Published: (2008) -
Power-balanced instruction scheduling for pipelined VLIW architectures
by: Xiao, Shu
Published: (2008)