A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter
A 2.1-GHz dividerless PLL with low power, low reference spur and low in-band phase noise is introduced in this paper. A new phase detection mechanism using aperture-phase detector (APD) and phase-to-analog converter (PAC) generates an analog voltage in proportion to the phase error between reference...
Saved in:
Main Authors: | Cai, Deyun, Fu, Haipeng, Ren, Junyan, Li, Wei, Li, Ning, Yu, Hao, Yeo, Kiat Seng |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/94748 http://hdl.handle.net/10220/8561 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A 23.4 mW -72-dBc reference spur 40 GHz CMOS PLL featuring a spur-compensation phase detector
by: Liang, Yuan, et al.
Published: (2022) -
A 40 GHz CMOS PLL with -75-dBc reference spur and 121.9-fs rms jitter featuring a quadrature sampling phase-frequency detector
by: Liang, Yuan, et al.
Published: (2022) -
Spur canceling technique by folded XOR gate phase detector and its application to a millimeter-wave SiGe BiCMOS PLL
by: Liang, Yuan, et al.
Published: (2023) -
Charge pump/phase frequency detector in PLL for HDTV applications
by: Sim, Jian Xiang.
Published: (2009) -
Design of phase detector for PLL based clock and data recovery circuits
by: Sawant Ketan Suresh.
Published: (2011)