Extracting functional modules from flattened gate-level netlist
A generic and highly versatile method for extracting functional modules from a flattened gate-level netlist is proposed. The proposed method requires no prior knowledge about the netlist under analysis and is applicable to circuits targeting diverse applications. It is fully automated and employs a...
Saved in:
Main Authors: | Shi, Yiqiong, Gwee, Bah Hwee, Ren, Ye, Phone, Thet Khaing, Ting, Chan Wai |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/97731 http://hdl.handle.net/10220/12154 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design and implementation of a novel gate-level to behavior-level netlist conversion tool
by: Ren, Ye
Published: (2014) -
Circuit analysis for camouflage netlists
by: Liu, YuCong
Published: (2021) -
Bliss: Gate-level netlist to mixed-signal spice simulation environment synthesis tool
by: Mallari, Noriel Cano
Published: (2012) -
Translation of HDL circuit description to circuit netlist
by: Ma, Su Yamin
Published: (2008) -
Design and implementation of formal verification methodology using Boolean satisfiability
by: Phone, Thet Khaing.
Published: (2011)