A page fault equation for modeling the effect of memory size
10.1016/j.peva.2005.01.007
Saved in:
Main Authors: | Tay, Y.C., Zou, M. |
---|---|
Other Authors: | MATHEMATICS |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/102725 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
ARCHITECTING EMERGING MEMORY TECHNOLOGIES FOR ENERGY-EFFICIENT COMPUTING IN MODERN PROCESSORS
by: WANG JIANXING
Published: (2015) -
Tolerating process variations in large, set-associative caches: The buddy cache
by: Koh, C.-K., et al.
Published: (2013) -
Load-balancing data prefetching techniques
by: Chi, C.-H., et al.
Published: (2013) -
A DVS-based pipelined reconfigurable instruction memory
by: Zhiguo, G., et al.
Published: (2013) -
Design and analysis of efficient remote buffering strategies for LAN based architectures
by: Dong, L.-G., et al.
Published: (2014)