PARTIALLY RECONFIGURABLE HETEROGENEOUS MULTI-PROCESSOR SYSTEMS ON-CHIP
Ph.D
Saved in:
Main Author: | NGUYEN DUY ANH TUAN |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2017
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/138102 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
A design flow for partially reconfigurable heterogeneous multi-processor platforms
by: Li, J., et al.
Published: (2014) -
An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay
by: Hoo, C.H., et al.
Published: (2014) -
A fast reconfigurable and area efficient encryption engine using partial reconfiguration
by: Ye, Z., et al.
Published: (2014) -
An area-efficient dynamically reconfigurable spatial division multiplexing Network-on-Chip with static throughput guarantee
by: Yang, Z.J., et al.
Published: (2014) -
HARDWARE-SOFTWARE CODESIGN FOR RUN-TIME RECONFIGURABLE FPGA-BASED SYSTEMS
by: SIM JOON, EDWARD
Published: (2010)