Automatic mapping of statechart into verilog
Master's
Saved in:
Main Author: | TRAN VU VIET ANH |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/13956 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Mapping statecharts to verilog for hardware/software co-specification
by: Qin, S., et al.
Published: (2013) -
From Statecharts to Verilog: A formal approach to hardware/software co-specification
by: Qin, S., et al.
Published: (2013) -
Debugging statecharts via model-code traceability
by: Guo, L., et al.
Published: (2013) -
An automatic mapping from Statecharts to Verilog
by: Tran, V.-A.V., et al.
Published: (2013) -
VHDL verilog research/assignment
by: Lazaro, Jose B., Jr.
Published: (2008)