A low power design for arithmetic and logic unit
Master's
Saved in:
Main Author: | NG KAR SIN |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/14533 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
HW/SW co-design for low power arithmetic and logic units
by: Tiow, T.T., et al.
Published: (2014) -
Design of Low Power Arithmetic Logic Unit
by: Senthilvel, Vignesh
Published: (2019) -
32-bit low power-delay-product arithmetic-logic unit design
by: Ren, Jialu
Published: (2022) -
Functional unit selection in microprocessors for low power
by: PAN YAN
Published: (2010) -
A DVS-based pipelined reconfigurable instruction memory
by: Zhiguo, G., et al.
Published: (2013)