A framework to explore low-power architecture and variability-aware timing estimation of FPGAs
Master's
Saved in:
Main Author: | LEE CHEE SING |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2011
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/23150 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
AUTOMATED SYSTEM FOR SoC (SYSTEM-ON-CHIP) DESIGN DEFINITION & GENERATION
by: MARIAM REENY GEORGE
Published: (2019) -
Architectures and EDA for 3D FPGAs
by: HOU JUNSONG
Published: (2014) -
POWER-AWARE TECHNOLOGY MAPPING AND ROUTING FOR DUAL-VT FPGAS
by: LOKE WEI TING
Published: (2012) -
A computing origami: Folding streams in FPGAs
by: Hagiescu, A., et al.
Published: (2013) -
A power and cluster-aware technology mapping and clustering scheme for dual-VT FPGAs
by: Loke, W.T., et al.
Published: (2014)