An FPGA-Based Co-Processor for Spiking Neural Networks with On-Chip STDP-Based Learning
10.1109/ISCAS48785.2022.9937891
Saved in:
Main Authors: | Nguyen, Thao NN, Veeravalli, Bharadwaj, Fong, Xuanyao |
---|---|
Other Authors: | ELECTRICAL AND COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
IEEE
2023
|
Subjects: | |
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/245762 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
TOWARD A RUNTIME PROGRAMMABLE SPIKING NEURAL NETWORK HARDWARE ACCELERATOR WITH ON-CHIP LEARNING
by: NGUYEN NGOC NHU THAO
Published: (2023) -
THE DESIGN AND IMPLEMENTATION OF SCORPIO - A GRAPHICAL IDE FOR SYSTEM-ON-CHIP DEVELOPMENT
by: ASHWIN KUMAR SAMPATH
Published: (2019) -
PARTIALLY RECONFIGURABLE HETEROGENEOUS MULTI-PROCESSOR SYSTEMS ON-CHIP
by: NGUYEN DUY ANH TUAN
Published: (2017) -
Implementation of event-driven spiking neural networks in field programmable gate array (FPGA)
by: Yuan, Chenhao
Published: (2024) -
A Low-voltage, Low power STDP Synapse implementation using Domain-Wall Magnets for Spiking Neural Networks
by: Narasimman, Govind, et al.
Published: (2019)