Modeling and verifying hierarchical real-time systems using stateful timed CSP
10.1145/2430536.2430537
Saved in:
Main Authors: | Sun, J., Liu, Y., Dong, J.S., Shi, L., André, E. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Article |
Published: |
2013
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/38952 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Modeling and verifying hierarchical real-time systems using stateful timed CSP
by: SUN, Jun, et al.
Published: (2013) -
Parameter synthesis for hierarchical concurrent real-time systems
by: Andre, E., et al.
Published: (2014) -
Verifying stateful timed CSP using implicit clocks and zone abstraction
by: Sun, J., et al.
Published: (2013) -
Verifying stateful timed CSP using implicit clocks and zone abstraction
by: SUN, Jun, et al.
Published: (2009) -
Parameter synthesis for hierarchical concurrent real-time systems
by: ANDRÉ, Étienne, et al.
Published: (2014)