From Statecharts to Verilog: A formal approach to hardware/software co-specification
10.1007/s11334-005-0020-2
Saved in:
Main Authors: | Qin, S., Chin, W.-N., He, J., Qiu, Z. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Article |
Published: |
2013
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/39387 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Mapping statecharts to verilog for hardware/software co-specification
by: Qin, S., et al.
Published: (2013) -
Automatic mapping of statechart into verilog
by: TRAN VU VIET ANH
Published: (2010) -
Debugging statecharts via model-code traceability
by: Guo, L., et al.
Published: (2013) -
VHDL verilog research/assignment
by: Lazaro, Jose B., Jr.
Published: (2008) -
Debugging statecharts models via model-code tracebility
by: GUO LIANG
Published: (2010)