Evaluating schedulers for multimedia processing on buffer-constrained SoC platforms
10.1109/MDT.2004.60
Saved in:
Main Authors: | Maxiaguine, A., Chakraborty, S., Künzli, S., Thiele, L. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Article |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/39776 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Tuning SoC platforms for multimedia processing: Identifying limits and tradeoffs
by: Maxiaguine, A., et al.
Published: (2013) -
Processor Frequency Selection for SoC Platforms for Multimedia Applications
by: Liu, Y., et al.
Published: (2013) -
Rate analysis for streaming applications with on-chip buffer constraints
by: Maxiaguine, A., et al.
Published: (2013) -
DVS for buffer-constrained architectures with predictable QoS-energy tradeoffs
by: Maxiaguine, A., et al.
Published: (2013) -
Using UML 2.0 for system level design of real time SoC platforms for stream processing
by: Zhu, Y., et al.
Published: (2013)