VOSCH: Voltage scaled cache hierarchies
10.1109/ICCD.2007.4601944
Saved in:
Main Authors: | Wong, W.-F., Kon, C.-K., Chen, Y., Li, H. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/40005 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
STT-RAM cache hierarchy with multiretention MTJ designs
by: Sun, Z., et al.
Published: (2016) -
Customizable instruction cache hierarchy for embedded systems
by: Kugan Vivekanandarajah
Published: (2011) -
Profile driven schemes for energy-sensitive cache hierarchy
by: Santanu Kumar Dash
Published: (2009) -
Accelerating design space exploration of two-level exclusive cache hierarchy
by: Leong, Leonard Jia Wen
Published: (2018) -
Tolerating process variations in large, set-associative caches: The buddy cache
by: Koh, C.-K., et al.
Published: (2013)