Faster verification of RTL-specified systems via decomposition and constraint extension
10.1109/RTSS.2006.23
Saved in:
Main Authors: | Andrei, Ş., Cheng, A.M.K. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/40837 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Specifying multithreaded Java semantics for program verification
by: Roychoudhury, A., et al.
Published: (2013) -
Integrating and simulating NVDLA with a RISC-V core in RTL
by: Lim, Nicholas Jan Tuck
Published: (2024) -
Extensions and decompositions of semirings
by: Pornchai Satravaha
Published: (2013) -
Optimization of real-time systems timing specifications
by: Andrei, Ş., et al.
Published: (2013) -
Fast and cycle-accurate simulation of RTL NoC designs using test-driven cellular automata
by: Seok, Moon Gi, et al.
Published: (2021)