A reconfigurable instruction memory hierarchy for embedded systems
10.1109/FPL.2005.1515691
Saved in:
Main Authors: | Ge, Z., Lim, H.B., Wong, W.F. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/41248 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
RIM: Reconfigurable Instruction Memory Hierarchy for Embedded Systems
by: GE ZHIGUO
Published: (2010) -
DRIM: A low power dynamically reconfigurable instruction memory hierarchy for embedded systems
by: Ge, Z., et al.
Published: (2013) -
Customizable instruction cache hierarchy for embedded systems
by: Kugan Vivekanandarajah
Published: (2011) -
A DVS-based pipelined reconfigurable instruction memory
by: Zhiguo, G., et al.
Published: (2013) -
Runtime reconfiguration of custom instructions for real-time embedded systems
by: Huynh, H.P., et al.
Published: (2013)