A DVS-based pipelined reconfigurable instruction memory
Proceedings - Design Automation Conference
Saved in:
Main Authors: | Zhiguo, G., Mitra, T., Wong, W.-F. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/41512 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
RIM: Reconfigurable Instruction Memory Hierarchy for Embedded Systems
by: GE ZHIGUO
Published: (2010) -
Low-power instruction-caches design for embedded microprocessors
by: ZHU XIAOPING
Published: (2010) -
An efficient framework for dynamic reconfiguration of instruction-set customization
by: Huynh, H.P., et al.
Published: (2013) -
An efficient framework for dynamic reconfiguration of instruction-set customization
by: Huynh, H.P., et al.
Published: (2013) -
A fast reconfigurable and area efficient encryption engine using partial reconfiguration
by: Ye, Z., et al.
Published: (2014)