Reconfigurable signal processing and hardware architecture for broadband wireless communications
10.1155/WCN.2005.323
Saved in:
Main Authors: | Liang, Y.-C., Naveen, S., Pilakkat, S.K., Marath, A.K. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/57211 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Time-domain equalization for underwater acoustic OFDM systems with insufficient cyclic prefix
by: YEO SOON KEAT KELVIN
Published: (2012) -
A fast reconfigurable and area efficient encryption engine using partial reconfiguration
by: Ye, Z., et al.
Published: (2014) -
Wireless communications through reconfigurable intelligent surfaces
by: Basar, E., et al.
Published: (2021) -
HARDWARE-SOFTWARE CODESIGN FOR RUN-TIME RECONFIGURABLE FPGA-BASED SYSTEMS
by: SIM JOON, EDWARD
Published: (2010) -
An End-to-End Multi-Standard OFDM Transceiver Architecture Using FPGA Partial Reconfiguration
by: Pham, Thinh Hung, et al.
Published: (2018)