An area-efficient dynamically reconfigurable spatial division multiplexing Network-on-Chip with static throughput guarantee
10.1109/FPT.2010.5681443
Saved in:
Main Authors: | Yang, Z.J., Kumar, A., Ha, Y. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/69283 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay
by: Hoo, C.H., et al.
Published: (2014) -
Fault-tolerant network interface for spatial division multiplexing based network-on-chip
by: Das, A., et al.
Published: (2014) -
PARTIALLY RECONFIGURABLE HETEROGENEOUS MULTI-PROCESSOR SYSTEMS ON-CHIP
by: NGUYEN DUY ANH TUAN
Published: (2017) -
Minimizing power consumption of spatial division based networks-on-chip using multi-path and frequency reduction
by: Wang, S.H., et al.
Published: (2014) -
AUTOMATED SYSTEM FOR SoC (SYSTEM-ON-CHIP) DESIGN DEFINITION & GENERATION
by: MARIAM REENY GEORGE
Published: (2019)