Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor

Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers

Saved in:

Bibliographic Details
Main Authors:	Samudra, G., Rajendran, K.
Other Authors:	ELECTRICAL ENGINEERING
Format:	Article
Published:	2014
Subjects:	Analytical model Deep sub-micron Double-gate Poisson equation SOI MOSFET
Online Access:	http://scholarbank.nus.edu.sg/handle/10635/81129
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore

id	sg-nus-scholar.10635-81129
record_format	dspace
spelling	sg-nus-scholar.10635-811292015-01-08T14:01:06Z Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor Samudra, G. Rajendran, K. ELECTRICAL ENGINEERING Analytical model Deep sub-micron Double-gate Poisson equation SOI MOSFET Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers 38 4 PART 2 349-352 JAPND 2014-10-07T03:04:59Z 2014-10-07T03:04:59Z 1999-04-01 Article Samudra, G.,Rajendran, K. (1999-04-01). Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor. Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers 38 (4 PART 2) : 349-352. ScholarBank@NUS Repository. 00214922 http://scholarbank.nus.edu.sg/handle/10635/81129 NOT_IN_WOS Scopus
institution	National University of Singapore
building	NUS Library
country	Singapore
collection	ScholarBank@NUS
topic	Analytical model Deep sub-micron Double-gate Poisson equation SOI MOSFET
spellingShingle	Analytical model Deep sub-micron Double-gate Poisson equation SOI MOSFET Samudra, G. Rajendran, K. Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor
description	Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers
author2	ELECTRICAL ENGINEERING
author_facet	ELECTRICAL ENGINEERING Samudra, G. Rajendran, K.
format	Article
author	Samudra, G. Rajendran, K.
author_sort	Samudra, G.
title	Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor
title_short	Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor
title_full	Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor
title_fullStr	Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor
title_full_unstemmed	Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor
title_sort	scaling parameter dependent drain induced barrier lowering effect in double-gate silicon-on-insulator metal-oxide-semiconductor field effect transistor
publishDate	2014
url	http://scholarbank.nus.edu.sg/handle/10635/81129
_version_	1681089015088939008

Scaling Parameter Dependent Drain Induced Barrier Lowering Effect in Double-Gate Silicon-on-Insulator Metal-Oxide-Semiconductor Field Effect Transistor

Similar Items