FPGA-based 40.9-gbits/s masked AES with area optimization for storage area network
10.1109/TCSII.2012.2234891
Saved in:
Main Authors: | Wang, Y., Ha, Y. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/82381 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Circuit and system design for optimal lightweight AES encryption on FPGA
by: Wong, Ming Ming, et al.
Published: (2018) -
Dual-hiding side-channel-attack resistant FPGA-based asynchronous-logic AES : design, countermeasures and evaluation
by: Chong, Kwen-Siong, et al.
Published: (2021) -
Looting the LUTs : FPGA optimization of AES and AES-like ciphers for authenticated encryption
by: Khairallah, Mustafa, et al.
Published: (2020) -
A highly efficient power model for Correlation Power Analysis (CPA) of pipelined Advanced Encryption Standard (AES)
by: Ng, Jun-Sheng, et al.
Published: (2021) -
Development of core library modules for virtex-5 FPGA board
by: Arrieta, Alexia Mari P., et al.
Published: (2017)