FPGA-based 40.9-gbits/s masked AES with area optimization for storage area network

FPGA-based 40.9-gbits/s masked AES with area optimization for storage area network

10.1109/TCSII.2012.2234891

Saved in:

Bibliographic Details
Main Authors:	Wang, Y., Ha, Y.
Other Authors:	ELECTRICAL & COMPUTER ENGINEERING
Format:	Article
Published:	2014
Subjects:	Advanced encryption standard (AES) differential power analysis (DPA) field programmable gate array (FPGA) masking storage area network (SAN)
Online Access:	http://scholarbank.nus.edu.sg/handle/10635/82381
Tags:	Add Tag No Tags, Be the first to tag this record!
Institution:	National University of Singapore

Similar Items

Circuit and system design for optimal lightweight AES encryption on FPGA
by: Wong, Ming Ming, et al.
Published: (2018)

Dual-hiding side-channel-attack resistant FPGA-based asynchronous-logic AES : design, countermeasures and evaluation
by: Chong, Kwen-Siong, et al.
Published: (2021)

Looting the LUTs : FPGA optimization of AES and AES-like ciphers for authenticated encryption
by: Khairallah, Mustafa, et al.
Published: (2020)

A highly efficient power model for Correlation Power Analysis (CPA) of pipelined Advanced Encryption Standard (AES)
by: Ng, Jun-Sheng, et al.
Published: (2021)

Development of core library modules for virtex-5 FPGA board
by: Arrieta, Alexia Mari P., et al.
Published: (2017)

An FPGA-based 8-bit 8051 compatible microcontroller
by: Chua, James Earl C., et al.
Published: (2014)

Development of an FPGA-based real-time P300 speller
by: Khurana, K., et al.
Published: (2014)

Secured asynchronous-logic cryptography circuits to countermeasure against side-channel attack
by: Ng, Jun Sheng
Published: (2024)

An FPGA based 16-bit RISC microprocessor core architecture
by: Cordero, Sherwin G., et al.
Published: (2006)

Fast neuromimetic object recognition using FPGA outperforms GPU implementations
by: Orchard, G., et al.
Published: (2016)

PicoDuo: 8-bit microcontroller development platform implemented on FPGA using IP cores
by: Mallari, Noriel C.
Published: (2024)

Project-based learning in embedded systems education using an FPGA platform
by: Kumar, A., et al.
Published: (2014)

An Efficient Implementation of Advanced Encryption Standard on the Coarse-grained Reconfigurable Architecture
by: Hung K. Nguyen, et al.
Published: (2017)

An FPGA-based tester for PICI6F877A microcontroller
by: Reyes, Carlos Augustine V., et al.
Published: (2008)

FPGA-based maximum power point tracker control unit
by: Bitanga, Ryan Joseph P.
Published: (2008)

An embedded FPGA-PID controller for low-power servo motor applications
by: Macalino, Jose Ma. Antonio M., et al.
Published: (2007)

Bit serial modular multiplication on FPGA
by: Nazar, Medi A., et al.
Published: (2005)

Enhanced implementation of a pipelined FFT processor in NI-labVIEW FPGA
by: Bernardo, Neil Irwin M., et al.
Published: (2014)

FPGA-based object detection and classification of an image
by: De Leon, Wiljay E., et al.
Published: (2017)

An FPGA implementation of systolic array for Montgomery multiplication
by: Nazar, Medi A., et al.
Published: (2005)

A hard disk protection system using the International Data Encryption Algorithm NXT implementation on FPGA
by: Esteban, Jan Erik J., et al.
Published: (2007)

FPGA-based multi-decision level PID controller for boost converter
by: Dumalag, Lawrence R.
Published: (2010)

Integrating FPGA design flow in teaching computer architecture in the undergraduate computing engineering curriculum using a scalable computer architecture
by: Llorente, Cesar A.
Published: (2009)

Cryptanalysis of AES-PRF and its dual
by: Todo, Yosuke, et al.
Published: (2019)

FPGA based turbo encoder/decoder using soft output viterbi decoding algorithm
by: Selda, Edison A.
Published: (2005)

One Plus One is More than Two: A Practical Combination of Power and Fault Analysis Attacks on PRESENT and PRESENT-Like Block Ciphers
by: Patranabis, Sikhar, et al.
Published: (2018)

FPGA implementation of an indoor broadband power line channel emulator
by: Dulay, Ann E., et al.
Published: (2017)

Design, development and implementation of a fuzzy logic controller for DC-DC buck and boost converter in an FPGA
by: Caldo, Rionel Belen, et al.
Published: (2013)

Design and Development of a Self-Balancing Bicycle Using Control Moment Gyro
by: POM YUAN LAM
Published: (2013)

Performance and wirability driven layout for row-based FPGAs
by: Nag, S, et al.
Published: (2020)

FPGA-based encryption and decryption system implemented using IDEA cryptography for text and image files
by: Maranan, Ryan Christian A., et al.
Published: (2010)

Practical implementation of multichannel filtered-x least mean square algorithm based on the multiple-parallel-branch with folding architecture for large-scale active noise control
by: Shi, Dongyuan, et al.
Published: (2020)

FPGA implementation of archery target detection using color sequence recognition algorithm
by: Ligutan, Dino Dominic F., et al.
Published: (2019)

Reconfigurable ALU for 16-bit DLX based RISC microprocessor core
by: Cardenas, Pernell, et al.
Published: (2008)

Web-accessible FPGA-based multifunction electronics workbench
by: Abadejos, Alexandre D., et al.
Published: (2008)

FPGA-based processor for coordinate rotation digital computer
by: Alas, Emmanuel S., et al.
Published: (2006)

FPGA-based automated forced-air device for body temperature regulation
by: Kaw, Pierreson Peter M., et al.
Published: (2008)

FPGA-based urinalysis for urinary tract infection detection using principal component analysis
by: Cualquiera, James Kenneth P., et al.
Published: (2016)

Extended truncated-differential distinguishers on round-reduced AES
by: Bao, Zhenzhen, et al.
Published: (2020)

FPGA-based built-in self test for a 4-bit BCD adder
by: Bergonio, Norwynn B., et al.
Published: (2010)