Criticality-based routing for FPGAS with reverse body bias switch box architectures
10.1109/FPL.2013.6645513
Saved in:
Main Authors: | Loke, W.T., Zhao, W., Ha, Y. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83593 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
An architecture and timing-driven routing algorithm for area-efficient fPGAs with time-multiplexed interconnects
by: Liu, H., et al.
Published: (2014) -
A power and cluster-aware technology mapping and clustering scheme for dual-VT FPGAs
by: Loke, W.T., et al.
Published: (2014) -
POWER-AWARE TECHNOLOGY MAPPING AND ROUTING FOR DUAL-VT FPGAS
by: LOKE WEI TING
Published: (2012) -
Architectures and EDA for 3D FPGAs
by: HOU JUNSONG
Published: (2014) -
Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration
by: Mao, Fubing, et al.
Published: (2016)