Optimum partitioning problem for rectilinear VLSI layout
IEE Proceedings: Computers and Digital Techniques
Saved in:
Main Authors: | Ku, L.-P., Leong, H.W. |
---|---|
Other Authors: | INFORMATION SYSTEMS & COMPUTER SCIENCE |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/99369 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Note on optimal tile partition for space region of integrated-circuit geometry
by: Ku, L.-P., et al.
Published: (2014) -
A problem on clique partitions of regular graphs
by: Campena, Francis Joseph H., et al.
Published: (2018) -
Stable noise subspace estimation algorithm suitable for VLSI implementation
by: Yang, L., et al.
Published: (2014) -
AN APPROACH FOR GLOBAL ROUTING IN VLSI LAYOUT BASED ON A NEW RECTILINEAR STEINER TREE ALGORITHM
by: CHUA JIN KIT
Published: (2020) -
Optimised layout generator for microgyroscope
by: Tay, F.E.H., et al.
Published: (2014)