Parameter synthesis for hierarchical concurrent real-time systems
Modeling and verifying complex real-time systems, involving timing delays, are notoriously difficult problems. Checking the correctness of a system for one particular value for each delay does not give any information for other values. It is thus interesting to reason parametrically, by considering...
Saved in:
Main Authors: | ANDRÉ, Étienne, LIU, Yang, SUN, Jun, DONG, Jin Song |
---|---|
Format: | text |
Language: | English |
Published: |
Institutional Knowledge at Singapore Management University
2014
|
Subjects: | |
Online Access: | https://ink.library.smu.edu.sg/sis_research/4980 https://ink.library.smu.edu.sg/context/sis_research/article/5983/viewcontent/André2014_Article_ParameterSynthesisForHierarchi.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Singapore Management University |
Language: | English |
Similar Items
-
Parameter synthesis for hierarchical concurrent real-time systems
by: ANDRÉ, Étienne, et al.
Published: (2012) -
Parameter synthesis for hierarchical concurrent real-time systems
by: Andre, E., et al.
Published: (2014) -
Machine-assisted proof support for validation beyond Simulink
by: CHEN, Chunqing, et al.
Published: (2007) -
A formal framework for modeling and validating Simulink diagrams
by: CHEN, Chunqing, et al.
Published: (2009) -
Modeling and verifying hierarchical real-time systems using stateful timed CSP
by: SUN, Jun, et al.
Published: (2013)