Realizing live sequence charts in system verilog
The design of an embedded control system starts with an investigation of properties and behaviors of the process evolving within its environment, and an analysis of the requirement for its safety performance. In early stages, system requirements are often specied as scenarios of behavior using seque...
Saved in:
Main Authors: | WANG, Hai H., QIN, Shengchao, SUN, Jun, DONG, Jin Song |
---|---|
Format: | text |
Language: | English |
Published: |
Institutional Knowledge at Singapore Management University
2007
|
Subjects: | |
Online Access: | https://ink.library.smu.edu.sg/sis_research/5054 https://ink.library.smu.edu.sg/context/sis_research/article/6057/viewcontent/realizing.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Singapore Management University |
Language: | English |
Similar Items
-
Realizing live sequence charts in SystemVerilog
by: Wang, H.H., et al.
Published: (2013) -
Model checking live sequence charts
by: Sun, J., et al.
Published: (2013) -
Automatic mapping of statechart into verilog
by: TRAN VU VIET ANH
Published: (2010) -
System Verilog for Verification
by: Spear, Chris
Published: (2017) -
Automated scripts for testing verilog designs with iVerilog
by: Ng, Gary Jia Hao
Published: (2015)