DESIGN AND DEVELOPMENT OF C-V METER BASED ON SoC 8051F006
A capacitance versus voltage (C-V) meter is a tool to obtain capacitance of a device as function of voltage applied to the device. Semiconductor properties that can be derived from C-V characteristic are minority carrier life, and the width of depletion layer. A C-V meter has been designed and devel...
Saved in:
Main Author: | RAHMAWATI (NIM: 20207003), ENDAH |
---|---|
Format: | Theses |
Language: | Indonesia |
Online Access: | https://digilib.itb.ac.id/gdl/view/12060 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Institut Teknologi Bandung |
Language: | Indonesia |
Similar Items
-
A FOUR-POINT PROBE METHOD BASED ON LOG112 AND C8051F006 SOCs FOR RESISTIVITY MEASUREMENT
by: EKAWITA (NIM: 20207013), RISKA -
Model-driven SoC design: The UML-SystemC bridge
by: Nguyen, K.D., et al.
Published: (2014) -
Model-driven SoC design via executable UML to systemC
by: Nguyen, K.D., et al.
Published: (2013) -
Design of digital filter for photoacoustic signal in SoC FPGA
by: Ronald, Giarto
Published: (2018) -
AUTOMATED SYSTEM FOR SoC (SYSTEM-ON-CHIP) DESIGN DEFINITION & GENERATION
by: MARIAM REENY GEORGE
Published: (2019)