DESIGN OF ASYNCHRONOUS PIPELINE EMPLOYING 2-PHASE AND 4-PHASE BUNDLED-DATA PUSH-CHANNEL IN VHDL
A digital system generally consist of a collection of subsystems which has a different function and communicates each other to exchange informations. Recently, a signal transition of a global clock is used to define when the information exchange take place. Synchronization method in exchanging infor...
Saved in:
Main Author: | ISA MARTINUS (NIM : 23207033); Pembimbing : Ir. Yudi Satria Gondokaryono, MSEE, Ph.D., AGUST |
---|---|
Format: | Theses |
Language: | Indonesia |
Online Access: | https://digilib.itb.ac.id/gdl/view/14728 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Institut Teknologi Bandung |
Language: | Indonesia |
Similar Items
-
ASYNCHRONOUS CACHE IMPLEMENTATION AND SIMULATION WITH VHDL
by: LUWIS (NIM: 13205019), ERWIN -
IMPLEMENTATION AND SIMULATION OF REGISTER FILE FOR ASYNCHRONOUS MICROPROCESSOR WITH VHDL
by: LEORENTA (NIM: 13205057), RICKY -
The validation of high-performance QDI asynchronous pipeline circuit
by: Zha, Hong
Published: (2024) -
VHDL synthesizer
by: Basilio, Christopher B., et al.
Published: (1995) -
Push Recovery Through Walking Phase Modification for Bipedal Locomotion
by: ALBERTUS HENDRAWAN ADIWAHONO
Published: (2012)